High-levelsynthesis (HLS),sometimesreferredtoas Csynthesis, electronicsystem-level (ESL) synthesis, ...

微信扫一扫

Synthesis at the abstraction level

2周前

High-level synthesis (HLS), sometimes referred to as C synthesiselectronic system-level (ESLsynthesisalgorithmic synthesis, or behavioral synthesis, is an automated design process that takes an abstract behavioral specification of a digital system and finds a register-transfer level structure that realizes the given behavior.[1][2][3]

Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from low-level circuit mechanics such as clock-level timing. Early HLS explored a variety of input specification languages,[4] although recent research and commercial applications generally accept synthesizable subsets of ANSI C/C++/SystemC/MATLAB. The code is analyzed, architecturally constrained, and scheduled to transcompile from a transaction-level model (TLM) into a register-transfer level (RTL) design in a hardware description language (HDL), which is in turn commonly synthesized to the gate level by the use of a logic synthesis tool.

The goal of HLS is to let hardware designers efficiently build and verify hardware, by giving them better control over optimization of their design architecture, and through the nature of allowing the designer to describe the design at a higher level of abstraction while the tool does the RTL implementation. Verification of the RTL is an important part of the process.[5]

Hardware can be designed at varying levels of abstraction. The commonly used levels of abstraction are gate levelregister-transfer level (RTL), and algorithmic level.

While logic synthesis uses an RTL description of the design, high-level synthesis works at a higher level of abstraction, starting with an algorithmic description in a high-level language such as SystemC and ANSI C/C++. The designer typically develops the module functionality and the interconnect protocol. The high-level synthesis tools handle the micro-architecture and transform untimed or partially timed functional code into fully timed RTL implementations, automatically creating cycle-by-cycle detail for hardware implementation.[6] The (RTL) implementations are then used directly in a conventional logic synthesis flow to create a gate-level implementation.



以上内容来自上海发控工贸有限公司推送
订阅
分享 0 曝光 5616 浏览 268 互动 0
填写资料获支持

为了更好的帮助规模以上企业数字化转型升级,杭州电子商务研究院(eb.ac.cn)组织了专家资源为企业的在数字技术营销(Martech)、智能制造(ERP)、客户管理(CRM)、数据资产、AI知识库管理(EKP)、品牌与知识产权保护及IP打造等专业领域提供公益咨询、辅导服务。 我院成立了“2B2C数智联盟”企业家社群,欢迎C✘O们加入。 填写以下信息后,将有工作人员与您联系。

{{item.label}}
支持 反馈 管理

长按下方二维码,加我微信

微信号
复制微信号

打开微信加我好友

杭州电子商务研究院

通过微信关注公众号